(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 16 June 2005 (16.06.2005)

PCT

(10) International Publication Number $WO\ 2005/055435\ A1$

(51) International Patent Classification⁷:

H03M 13/45

(21) International Application Number:

PCT/IB2004/004420

(22) International Filing Date: 3 December 2004 (03.12.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

0328322.3

5 December 2003 (05.12.2003) GB

- (71) Applicant (for all designated States except US): FREESCALE SEMICONDUCTOR, INC. [US/US]; 6501 William Cannon Dr., Austin, TX 78735 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): KUTZ, Gideon [IL/IL]; c/o Motorola Israel Ltd, 1 Skenkar Street Industrial Zone, 46120 Herzelia (IL). CHASS, Amir, I [IL/IL]; c/o Motorola Israel Ltd, 1 Shenkar Street Industrial Zone, 46120 Herzelia (IL).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LINEAR APPROXIMATION OF THE MAX* OPERATION FOR LOG-MAP DECODING



(57) Abstract: A LOG-MAP decoder for a wireless communication device, which uses modulo arithmetic and comprises a calculator for calculating the modulo of a linear approximation of a MAX* function; and a selector for selecting a MAX* output value from the group $a(n) \mod F$, $b(n) \mod F$, and the calculated modulo based upon a determination as to wheather a predetermined threshold value for a(n) - b(n)! has been met, where a(n) is a first state metric, b(n) is a second state metric, C is the predetermined threshold value and C is a value greater than a(n) - b(n)!.



WO 2005/055435 1 PCT/IB2004/004420

LINEAR APPROXIMATION OF THE MAX* OPERATION FOR LOG-MAP DECODING

5

The present invention relates to a decoder for a wireless communication device.

10

Wireless communication systems are widely deployed to provide various types of communications such as voice and data. One such system is wideband code division multiple access WCDMA, which has been adopted in various competing wireless communication standards, for example 3rd generation partnership project 3GPP and 3GPP2.

15

To overcome data corruption that can occur during RF transmission the different wireless communication standards typically include some form of channel coding, where one common channel coding technique is turbo coding.

20

Turbo coding involves the use of a turbo encoder for encoding a code segment (i.e. a data packet) and a turbo decoder for the decoding of the encoded code segment.

25

A turbo encoder includes two convolutional encoders and an interleaver, where the interleaver shuffles (i.e. interleaves) the information bits in the packet in accordance with a specified interleaving scheme.

30

The turbo encoder uses a first convolutional encoder to encode information bits within a packet to generate a first sequence of parity bits in parallel to the interleaver shuffling the information bits, where the shuffled information bits are encoded by a second encoder to generate a second sequence of parity bits. The information bits and the parity bits in the first and second sequence are then modulated and transmitted to a receiver.

WO 2005/055435 2 PCT/IB2004/004420

5

10

15

20

25

30

The information bits and the first and second sequence of parity bits are received by a receiver and decoded by a turbo decoder.

The turbo decoder initially stores the received information bits and the parity bits in the first and second sequence in a buffer. Initially, the information bits and the first sequence of parity bits from the first convolutional encoder are retrieved from the buffer and decoded by a first soft input soft output SISO decoder to provide 'extrinsic' information indicative of adjustments in the confidence in the detected values for the information bits. Intermediate results that include the extrinsic information from the first SISO decoder are then stored in the buffer in an interleaved order matching the code interleaving used at the transmitter.

The intermediate results, the information bits and the second sequence of parity bits from the second encoder are retrieved from the buffer and decoded by a second SISO decoder to provide extrinsic information indicative of further adjustments in the confidence in the detected values for the information bits. Intermediate results that comprise the extrinsic information from the second SISO decoder are then stored in the buffer in a deinterleaved order complementary to the code interleaving performed at the transmitter. The intermediate results are used in a next decoding iteration performed by the turbo decoder. The turbo decoder performs a predetermined number of decoding iterations before producing a decision on the value of the decoded information bit.

Commonly used algorithms used within SISO decoders are the maximum a posteriori MAP decoding algorithm and the log MAP decoding algorithm. The log MAP decoding algorithm is analogues to the MAP decoding algorithm but performed in the logarithmic domain.

WO 2005/055435 PCT/IB2004/004420

The MAP decoding algorithm uses forward state metrics, commonly referred to as alphas α , and backward state metrics, commonly referred to as betas β , to determine soft output results, where the forward state metrics α and backward state metrics β characterise a state in a trellis structure.

5

20

25

30

The MAX* function is used within the log-MAP algorithm and is represented by MAX*(a(n),b(n)), where a(n) and b(n) are inputs to the MAX* function. The inputs a(n) and b(n) can be forward state metrics, backward state metrics or a combination of both.

The MAX*(a(n),b(n)) function is equal to MAX(a(n),b(n)) plus a correction value where the correction value is equal to log(1+exp(-|a(n)-b(n)|)).

The MAX(a(n),b(n)) term of the equation is usually straight forward to calculate, however the correction value is relatively complicated to calculate and is usually approximated using either a linear approximation, a step approximation or a look-up table.

As the state metric calculations are performed within the SISO decoder the values within the accumulated path metrics can overflow leading to incorrect results.

One solution to the overflow problem involves the use of modulo arithmetic. A modulo n operation on a number provides the remainder when the number is divided by n, for example 10(binary 1010)modulo 8 = 2(binary 010) and 28(binary 11100)modulo 16 = 12(binary 1100). Consequently, as can be seen from the examples, to determine a value for a modulo operation where the remainder is a value to the power of two is simply a question of masking off any unwanted bits.

The modulo function, as illustrated in figure 1, can be regarded as a sawtooth function.

An alternative implementation of the modulo function can be defined by: $x modF = x - 2F \left[\left(\frac{x + F}{2F} \right) \right], \text{ which allows negative numbers to be accommodated}.$

10 This function is illustrated in figure 2.

It is desirable to have an apparatus and method for generating a linearly approximated MAX* log MAP algorithm that operates on modulo functions.

In accordance with a first aspect of the present invention there is provided a decoder for a wireless communication device according to claim 1.

In accordance with a second aspect of the present invention there is provided a method for generating a MAX* value according to claim 8.

An embodiment of the invention will now be described, by way of example, with reference to the drawings, of which:

Figure 1 illustrates a graphical representation of a first modulo function;

Figure 2 illustrates a graphical representation of a second modulo function;

Figure 3 illustrates a graphical representation of the variation in the MAX* correction term versus |a(n)-b(n)|;

20

25

WO 2005/055435 5 PCT/IB2004/004420

Figure 4 illustrates a decoder according to an embodiment of the present invention.

The curve A in figure 3 illustrates the correction term for the MAX*(a(n),b(n)) function (i.e. MAX*(a(n),b(n)-MAX(a(n),b(n)) as a function of |a(n)-b(n)|), where |a(n)-b(n)| is the absolute value of the difference between a(n) and b(n)).

As can be seen from curve A the correction term is greatest for low values of |a(n)-b(n)| and gradually decreases to zero as |a(n)-b(n)| increases.

As stated above, an easy technique for approximating the correction term is the use of linear approximation, as illustrated by line B in figure 3. As illustrated, the linear approximation provides a close approximation for the correction term for low values of |a(n)-b(n)|. The intersection of the line B on the |a(n)-b(n)| axis indicates the |a(n)-b(n)| value above which the linear approximation correction term goes to zero. Consequently, using linear approximation, the intersection point determines a threshold value, designated C, for determining if a correction value is to be applied to |a(n)-b(n)|, where the intersection point is defined by the linear approximation equation.

The use of the linear approximation technique allows easy calculation of the MAX* function, as described below.

One suitable linear approximation equation (i.e. the correction term used) is given by $\text{MAX}(0, \frac{(C-|a(n)-b(n))}{2})$.

30

5

10

15

20

25

Consequently, the MAX* function can be written as:

5 MAX(a(n),b(n)) + MAX(0,
$$(C-|a(n)-b(n)|)/2$$
)

=MAX(0+MAX(a(n),b(n)),
$$(C-|a(n)-b(n)|)/2$$
 +MAX(a(n),b(n))

=MAX(a(n),b(n),
$$(C-|a(n)-b(n)|)/2$$
 +MAX(a(n),b(n))

15

=MAX(a(n),b(n),
$$(a(n)+b(n)+C)/2$$
)

To minimise the problem of accumulated state metric overflow, as discussed above, the above terms are converted into their corresponding 'modF' values where F is selected such that |a(n)-b(n)| < F. F is chosen by analysing the algorithm and determining what would be the maximum possible value of |a(n)-b(n)| for any a(n) and b(n) that can enter the MAX* function.

To ease the hardware implementation for handling the modulo value F is preferable a value to the power of two.

The modF of a(n) becomes a(n)modF.

The modF of b(n) becomes b(n)modF.

25

However, the modF of (a(n)+b(n)+C)/2 is

$$\left(a(n) \bmod F + \frac{\left(b(n) \bmod F - a(n) \bmod F\right) \bmod F + C}{2}\right) \bmod F$$

5 and not $\left(\frac{a(n) \operatorname{mod} F + b(n) \operatorname{mod} F + C}{2}\right) \operatorname{mod} F$.

This is demonstrated by the following:

The equation xmodF is equivalent to $x-2F\left[\left(\frac{x+F}{2F}\right)\right]$, where the $\lfloor x \rfloor$ term is 10 the floor of 'x'.

7

Accordingly:

$$(a(n)+C)modF = (a(n)modF+C)modF$$

15 and

$$(a(n)-b(n))$$
modF = $a(n) - b(n)$ if and only if $|a(n)-b(n)| < F$

Using these two identities proves:

20
$$\left(\frac{a(n)+b(n)+C}{2}\right) \operatorname{mod} F = \left(a(n)+\left(\frac{b(n)-a(n)+C}{2}\right)\right) \operatorname{mod} F$$

$$= \left(a(n) \bmod F + \left(\frac{(b(n) - a(n)) \bmod F + C}{2}\right)\right) \bmod F$$

$$= \left(a(n) \bmod F + \frac{\left((b(n) \bmod F - a(n) \bmod F\right) \bmod F + C\right)}{2}\right) \bmod F.$$

15

20

For values of C<F/2 an alternative implementation of the modulo of a linear approximation of a MAX function is equal to:

8

$$\left(\left(\frac{(a(n) \bmod F + C) \bmod F + b(n) \bmod F}{2}\right) \bmod F + F * s\right) \bmod F$$

where s is calculated from the binary expression s=[a(m) xor b(m)] and [((a(m) xor a(m-1)) and ((b(m) xor b(m-1)], where a and b are represented by m bits so that a(m) is the most significant bit of a and a(m-1) is next to the most significant bit.

This algorithm is easy to calculate in silicon as s involves only binary operations and F is chosen to be a power of two.

A decoder 400 for implementing the above MAX* equation is shown in figure 4 and is arranged to output MAX(a(n)modF,b(n)modF) when |a(n)-b(n)| is greater than the threshold value C and to output $\left(a(n) \bmod F + \frac{((b(n) \bmod F - a(n) \bmod F) \bmod F + C)}{2}\right) \bmod F$ when |a(n)-b(n)| is less than the threshold value C. If |a(n)-b(n)| equals C then either MAX(a(n)modF,b(n)modF) or

$$\left(a(n) \bmod F + \frac{((b(n) \bmod F - a(n) \bmod F) \bmod F + C)}{2}\right) \bmod F \text{ can be output.}$$

The decoder 400 includes a first substracting unit 401, a second substracting unit 402, a calculator 403 in the form of an adder unit and a selector 404 in the form of a multiplexer unit. The first substracting unit 401, the

WO 2005/055435 9 PCT/IB2004/004420

second substracting unit 402 and the adder unit 403 are each arranged to receive a(n)modF, b(n)modF and the threshold value C.

5

10

15

The first substracting unit 401 is arranged to generate the sign of $(b(n) \mod F - a(n) \mod F - C) \mod F$. The second substracting unit 402 is arranged to generate the sign of $(a(n) \mod F - b(n) \mod F - a(n) \mod F) \mod F + C)$ arranged to generate $\left(a(n) \mod F + \frac{((b(n) \mod F - a(n) \mod F) \mod F + C)}{2}\right) \mod F$, where the division by two corresponds to a shift in bit position by one.

The modF operation is performed by ignoring the overflow (i.e. the carry bit of the msb bit addition is ignored).

The output from the first substracting unit 401, the second substracting unit 402 and the adding unit 403 (i.e. the sign of (b(n)modF-a(n)modF-C)modF, the sign of (a(n)modF-b(n)modF-C)modF and

The multiplexer 404 is arranged to output a MAX*(a(n)modF, b(n)modF)
equal to a(n)modF when the sign of (a(n)modF-b(n)modF-C)modF is positive
and the sign of (b(n)modF-a(n)modF-C)modF is negative.

WO 2005/055435 10 PCT/IB2004/004420

The multiplexer 404 is arranged to output a MAX*(a(n)modF, b(n)modF) equal to b(n)modF when the sign of (a(n)modF-b(n)modF-C)modF is negative and the sign of (b(n)modF-a(n)modF-C)modF is positive.

5

10

The multiplexer 404 is arranged to output a MAX*(a(n)modF, b(n)modF) equal to $\left(a(n) \bmod F + \frac{\left((b(n) \bmod F - a(n) \bmod F\right) \bmod F + C\right)}{2}\right) \bmod F$ when the sign of (a(n)modF-b(n)modF-C)modF is negative and the sign of (b(n)modF-a(n)modF-C)modF is negative.

It will be apparent to those skilled in the art that the disclosed subject matter may be modified in numerous ways and may assume many embodiments other than the preferred forms specifically set out as described above, for example the above embodiments could be arranged such that the modulo for other linear approximation equations can be calculated and an additional substracting unit could be used to determine the sign of a(n)-b(n) to assist the selection process.

5 CLAIMS

10

1. A decoder for a wireless communication device comprising a calculator for calculating the modulo of a linear approximation of a MAX* function; and a selector for selecting a MAX* output value from the group a(n)modF, b(n)modF, and the calculated modulo based upon a determination as to whether a predetermined threshold value for |a(n)-b(n)| has been met, where a(n) is a first state metric, b(n) is a second state metric, and F is a value greater than |a(n)-b(n)|.

11

- 2. A decoder according to claim 1, wherein the calculator is arranged to calculate the modulo of a linear approximation of a MAX function using: $\left(a(n) \bmod F + \frac{\left((b(n) \bmod F a(n) \bmod F\right) \bmod F + C\right)}{2}\right) \bmod F, \text{ where C is the predetermined threshold value.}$
- 3. A decoder according to claim 1, wherein the calculator is arranged to calculate the modulo of a linear approximation of a MAX function using:

$$\left(\left(\frac{(a(n) \bmod F + C) \bmod F + b(n) \bmod F}{2}\right) \bmod F + F * s\right) \bmod F, \text{ where s is equal to}$$

[a(m) xor b(m)] and [((a(m) xor a(m-1)) and ((b(m) xor b(m-1)], and C is the predetermined threshold value.

25

4. A decoder according to claim any preceding claim, wherein the determination is based upon the sign of (a(n)modF-b(n)modF-C)modF and the sign of (b(n)modF-a(n)modF-C)modF, where C is the predetermined threshold value.

- -- -- .

5. A decoder according to any preceding claim, wherein the selector is arranged to select and output the modular of the linear approximation of a MAX*function if the value |a(n)-b(n)| is less than the predetermined threshold value.

12


10

- 6. A decoder according to any preceding claim, wherein the value of F is to the power of two.
- 7. A decoder according to any preceding claim, wherein the selector is a multiplexer.
 - 8. A decoder according to any preceding claim, wherein the calculator is an add module that is arranged to receive a(n)modF, b(n)modF and C, where C is the predetermined threshold value.

20

9. A method for generating a MAX* value, the method comprising the steps of: receiving a first modulo state metric a(n)modF, a second modulo state metric b(n)modF and a predetermined threshold value for |a(n)-b(n)|; calculating the modulo of a linear approximation of a MAX* function; and selecting a value from the group a(n)modF, b(n)modF, and the calculated modulo based upon a determination as to whether a predetermined threshold value for |a(n)-b(n)| has been met, where a(n) is a first state metric, b(n) is a second state metric, and F is a value greater than |a(n)-b(n)|.

- 10.A method according to claim 9, wherein the modulo of the linear approximation of a MAX function is calculated using: $\left(a(n)\bmod F + \frac{((b(n)\bmod F a(n)\bmod F)\bmod F + C)}{2}\right)\bmod F \text{, where C is the predetermined threshold value. }$
- 11.A method according to claim 9, wherein the modulo of the linear approximation of a MAX function is calculated using: $\left(\left(\frac{(a(n) \bmod F + C) \bmod F + b(n) \bmod F}{2}\right) \bmod F + F * s\right) \bmod F \text{, where s is equal to } [a(m) \text{ xor b(m)] and } [((a(m) \text{ xor a(m-1)}) \text{ and } ((b(m) \text{ xor b(m-1)}], \text{ and C is the predetermined threshold value.}$



INTERNATIONAL SEARCH REPORT

Inte **Application No**

A. CLASSII	FICATION OF S	SUBJECT	MATTER
IPC 7	H03M13/	/45	

According to International Patent Classification (IPC) or to both national classification and IPC

Minimum documentation searched (classification system followed by classification symbols) IPC 7 HO3M HO4L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC, COMPENDEX

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	4111	
(A	US 2002/018533 A1 (SIVAN NOAM ET AL) 14 February 2002 (2002-02-14) abstract	1,4-9 2,3,10,
	paragraphs '0001!, '0004!, '0007!, '0043! – '0046! figures 1,3	11
	-/	
	·	
χ Furtl	ner documents are listed in the continuation of box C. X Patent family memb	pers are listed in annex.
Special ca	tegories of cited documents :	d after the international filing date
consid	ent defining the general state of the art which is not cited to understand the ered to be of particular relevance or particular relevance	or the international nining date in conflict with the application but principle or theory underlying the
filing d	cannot be considered n	elevance; the claimed invention lovel or cannot be considered to p when the document is taken alone
which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or "O" document is combined with one of another cannot be considered to involve a document is combined with one of another cannot be considered to involve a document is combined with one of another cannot be considered to involve a document is combined with one of another cannot be considered to involve a document of another cannot be considered to involve a cannot be considered to involve a document of another cannot be considered to involve a cannot be considered to involve		•
	ent published prior to the international filing date but	oning obvious to a person annea

"P" document published prior to the international filing date but later than the priority date claimed	"&" document member of the same patent family
Date of the actual completion of the international search	Date of mailing of the international search report
2 March 2005	21/03/2005
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk	Authorized officer
Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016	Burkert, F

INTERNATIONAL SEARCH REPORT

Inte I Application No
PCT/132004/0.4420

	PC1/162004/0.4436
Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
WU Y ET AL: "INTERNAL DATA WIDTH IN SISO DECODING MODULE WITH MODULAR RENORMALIZATION" PROC. IEEE 51ST VEHICULAR TECHNOLOGY CONFERENCE, TOKYO, JAPAN, vol. VOL. 1 OF 3. CONF. 51, 15 May 2000 (2000-05-15), pages 675-679, XP000970706 ISBN: 0-7803-5719-1	1,4-9
abstract page 675 - page 677 page 679	2,3,10, 11
CHENG J-F ET AL: "LINEARLY APPROXIMATED LOG-MAP ALGORITHMS FOR TURBO DECODING" PROC. IEEE 51ST VEHICULAR TECHNOLOGY CONFERENCE, TOKYO, JAPAN, vol. Vol. 3 OF 3. CONF. 51, 15 May 2000 (2000-05-15), pages 2252-2256, XP000968405 ISBN: 0-7803-5719-1 abstract page 2255 - page 2256; figures 5,6	1-11
ERICSSON INC: "Simplified log-MAP algorithm (Ericsson Inc)" RESEARCH DISCLOSURE, KENNETH MASON PUBLICATIONS, HAMPSHIRE, GB, vol. 421, no. 33, May 1999 (1999-05), XP007124292 ISSN: 0374-4353 the whole document	1-11
	DECODING MODULE WITH MODULAR RENORMALIZATION" PROC. IEEE 51ST VEHICULAR TECHNOLOGY CONFERENCE, TOKYO, JAPAN, vol. Vol. 1 OF 3. CONF. 51, 15 May 2000 (2000-05-15), pages 675-679, XP000970706 ISBN: 0-7803-5719-1 abstract page 675 - page 677 page 679 CHENG J-F ET AL: "LINEARLY APPROXIMATED LOG-MAP ALGORITHMS FOR TURBO DECODING" PROC. IEEE 51ST VEHICULAR TECHNOLOGY CONFERENCE, TOKYO, JAPAN, vol. Vol. 3 OF 3. CONF. 51, 15 May 2000 (2000-05-15), pages 2252-2256, XP000968405 ISBN: 0-7803-5719-1 abstract page 2255 - page 2256; figures 5,6 ERICSSON INC: "Simplified log-MAP algorithm (Ericsson Inc)" RESEARCH DISCLOSURE, KENNETH MASON PUBLICATIONS, HAMPSHIRE, GB, vol. 421, no. 33, May 1999 (1999-05), XP007124292 ISSN: 0374-4353

INTERNATIONAL SEARCH REPORT

Information on patent family members

Interi al Application No
PCT/IB2004/0140

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 2002018533	A1	14-02-2002	EP DE DE	1189355 A1 60006108 D1 60006108 T2	20-03-2002 27-11-2003 19-05-2004

(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 16 June 2005 (16.06.2005)

PCT

(10) International Publication Number WO 2005/055435 A1

(51) International Patent Classification⁷: H03M 13/45

(21) International Application Number:

PCT/IB2004/004420

(22) International Filing Date: 3 December 2004 (03.12.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

0328322.3 5 December 2003 (05.12.2003) GB

(71) Applicant (for all designated States except US): FREESCALE SEMICONDUCTOR, INC. [US/US]; 6501 William Cannon Dr., Austin, TX 78735 (US).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): KUTZ, Gideon [IL/IL]; c/o Motorola Israel Ltd, 1 Skenkar Street Industrial Zone, 46120 Herzelia (IL). CHASS, Amir, I [IL/IL]; c/o Motorola Israel Ltd, 1 Shenkar Street Industrial Zone, 46120 Herzelia (IL).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:


- with international search report
- with amended claims

Date of publication of the amended claims:

29 September 2005

[Continued on next page]

(54) Title: LINEAR APPROXIMATION OF THE MAX* OPERATION FOR LOG-MAP DECODING



(57) Abstract: A LOG-MAP decoder for a wireless communication device, which uses modulo arithmetic and comprises a calculator for calculating the modulo of a linear approximation of a MAX* function; and a selector for selecting a MAX* output value from the group $a(n) \mod F$, $b(n) \mod F$, and the calculated modulo based upon a determination as to wheather a predetermined threshold value for a(n) - b(n) has been met, where a(n) is a first state metric, b(n) is a second state metric, C is the predetermined threshold value and C is a value greater than a(n) - b(n).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

15

20

AMENDED CLAIMS

[received by the International Bureau on 23 May 2005 (23.05.05); original claims 1-11 replaced by amended claims 1-11 (3 pages)]

- 1. A decoder for a wireless communication device comprising a calculator for calculating the modulo of a linear approximation of a MAX* function; and a selector for selecting a MAX* output value from the group $a(n) \mod F$, $b(n) \mod F$, and the calculated modulo based upon a determination as to whether a predetermined threshold value for |a(n) b(n)| has been met, where a(n) is a first state metric, b(n) is a second state metric, C is the predetermined threshold value and F is a value greater than |a(n) b(n)| whereby to enable the calculator to calculate the modulo of the linear approximation of the MAX* function using a mod F function of $a(n) \mod F$, $b(n) \mod F$ and C.
- 2. A decoder according to claim 1, wherein the calculator is arranged to calculate the modulo of the linear approximation of the MAX* function using: $\left(a(n) \bmod F + \frac{((b(n) \bmod F a(n) \bmod F) \bmod F + C)}{2}\right) \bmod F.$
- 3. A decoder according to claim 1, wherein the calculator is arranged to calculate the modulo of the linear approximation of the MAX* function using:

$$\left(\left(\frac{(a(n) \bmod F + C) \bmod F + b(n) \bmod F}{2}\right) \bmod F + F * s\right) \bmod F, \text{ where s is equal to}$$

[a(m) XOR b(m)] AND [((a(m) XOR a(m-1)) and ((b(m) XOR b(m-1)] and a(m) b(m) a(m-1) and b(m-1) are the most significant bits of a(n) b(n) a(n-1) and b(n-1) respectively.

- 5 4. A decoder according to any preceding claim, wherein the determination is based upon the sign of (a(n)modF-b(n)modF-C)modF and the sign of (b(n)modF-a(n)modF-C)modF.
- 5. A decoder according to any preceding claim, wherein the selector is arranged to select and output the modulo of the linear approximation of the MAX* function if the value |a(n) b(n)| is less than the predetermined threshold value.
- 6. A decoder according to any preceding claim, wherein the value of F is to the power of two.
 - A decoder according to any preceding claim, wherein the selector is a multiplexer.
- 8. A decoder according to any preceding claim, wherein the calculator is an add module that is arranged to receive a(n)modF, b(n)modF and C.
 - 9. A method for generating a MAX* value, the method comprising receiving a first modulo state metric $a(n) \mod F$, a second modulo state metric $b(n) \mod F$ and a predetermined threshold value C for |a(n) b(n)|, where F is a value greater than |a(n) b(n)| whereby to enable the modulo of a linear approximation of a MAX* function to be calculated using a $\mod F$ function of $a(n) \mod F$, $b(n) \mod F$ and C; and selecting a value from the group $a(n) \mod F$, $b(n) \mod F$, and the calculated modulo based upon a

determination as to whether the predetermined threshold value C for |a(n)-b(n)| has been met.

- 10.A method according to claim 9, wherein the modulo of the linear approximation of the MAX* function is calculated using: $\left(a(n) \bmod F + \frac{((b(n) \bmod F a(n) \bmod F) \bmod F + C)}{2}\right) \bmod F.$
- 11.A method according to claim 9, wherein the modulo of the linear approximation of the MAX* function is calculated using: $\left(\left(\frac{(a(n) \bmod F + C) \bmod F + b(n) \bmod F}{2}\right) \bmod F + F * s\right) \bmod F, \text{ where s is}$ equal to [a(m) XOR b(m)] AND [((a(m) XOR a(m-1)) AND ((b(m) XOR b(m-1))].